Logo

Three-port PCI/PCI bridge aids system integration

Date Added: August 21, 2007 12:33:39 PMPrevious    Next

New from GD Technik, the Pericom PI7C7100 is the industry's first triple-port PCI/PCI bridge device to be fully compliant with the 32bit, 66MHz PCI Local Bus Specification Revision 2.1

Now available from GD Technik is the Pericom PI7C7100, the industry's first triple-port PCI/PCI bridge device designed to be fully compliant with the 32bit, 66MHz implementation of the PCI Local Bus Specification Revision 2.1. "The PI7C7100 brings new levels of integration to PCI systems", said Keith Jackson, GD Technik's technical director.

This article was originally published on Electronicstalk on 15 February 2001 at 8.00am (UK)
Related stories

Microcontroller CAN control networks
Atmel's latest 8bit AVR Flash microcontroller features extended CAN (controller area network) capabilities

Ethernet reference design uses Atmel ARM7
The AT91-NET Ethernet card for Atmel EB40A and EB55 ARM development boards has been developed in response to customer demand for an Ethernet port on the ARM development environment

"The triple port device increases the number of PCI slots that can be supported in a system and by integrating the two secondary buses into a single device rather than two PCI/PCI bridge ICs valuable board space is conserved."

Employing a circular-delta bus architecture, the new PCI/PCI bridge features a 32bit primary and two 32bit secondary ports.

In addition to supporting synchronous bus transactions between devices on the primary (33/66MHz) and the secondary (33MHz) buses, the PI7C7100 also provides concurrent and independent intra-secondary bus communications which significantly improves overall system performance by reducing traffic on the primary bus.

The PI7C7100 provides arbitration for two sets of eight secondary bus masters.

Each internal arbiter has programmable two-level priority support and each arbiter can be bypassed with an external arbiter for custom applications.

The new device handles PCI transactions for all I/O and memory commands, Type 1 to Type 0 configuration conversion (downstream only), Type 1 to Type 1 configuration forwarding, and Type 1 to special cycle configuration conversion.

The PI7C7100 supports posted memory write buffers in all directions and implements delayed transactions for all PCI configuration, I/O and memory read commands.

Available now from GD Technik, the new PI7C7100 features full scan test and IEEE 1149.1 JTAG interface support.

It is supplied in a 256-pin plastic BGA package.